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Abstract
This paper presents a novel DC-AC converter circuit, especially for the application in multilevel
battery energy storage systems (BESS), see fig. 1c. A drawback of the commonly used cas-
caded H-bridge is that the RMS values of the battery currents can reach multiples of the mean
DC battery currents. Additional DC-DC converters in the cells can reduce the AC components
of the battery currents, but cause additional semiconductor losses and require large inductors.
The circuit presented in this paper reduces these AC contents with less semiconductor losses
and smaller inductors than standard DC-DC converters connected to H-bridges.
1 Introduction
1.1 The novel converter topology
The novel converter topology is cell-based and presented in fig. 1. Every cell (fig. 1a) is
connected to its own battery. The cell circuit consists of a DC-DC converter with reduced
voltage (S5-S6) and a DC-AC converter (S1-S4). Converters can be built in two configurations:
in single cell configuration (fig. 1b) and in multilevel-configuration (fig. 1c) with series connected
cells. The aim of the novel circuit is loss-reduction, compared to state of the art circuits.
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Figure 1:
a) The novel cell circuit b) Single cell configuration
c) Principle of connecting cells to a multilevel structure
1.2 State of the art multilevel converter topologies and their drawbacks
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Figure 2: a) H-bridge b) H-bridge with DC-DC converter
A well-known multilevel topology is the cascaded H-bridge, which is described in [1] and [2].
The topology is based on series-connected H-bridge cells with or without additional DC-DC
converter (fig. 2). Every cell is connected to its own battery. Without additional DC-DC con-
verter (fig. 2a), current components with switching frequency or higher frequencies can be
filtered by the capacitor C1. The power at the AC side is pulsating with twice the AC funda-
mental frequency. Current components with lower multiples of the AC fundamental frequency
cannot be filtered sufficiently with an adequate size of C1. This causes the RMS value of iD to
be larger than the mean value of iD, which leads to additional losses at the internal resistance
of the battery and can lead to accelerated battery aging. When using an additional DC-DC
converter (fig. 2b), the energy pulsation can be stored in C1 and the battery current iD can
be controlled to be nearly free of harmonics of the AC fundamental frequency. However, the
DC-DC converter causes additional losses and requires an inductor with large volume.
1.3 Function and advantages of the novel converter topology
The battery current iD is held constant by the novel cell circuit (fig. 1a), while the power at the
AC-side is pulsating. The capacitors C1 and C2 buffer the pulsating energy. This causes the
voltages uC1 and uC2 to vary periodically. For low losses, the voltage uC1 shall be as small as
possible. However, the following condition has to be maintained at every time: uC2 < UD <
uC1 + uC2. The battery current iD is then controllable by S5-S6.
The voltage uA at the AC-side can reach four levels, depending on the states of S1 - S4.
The switching states (1) to (3) are sufficient for the PWM scheme shown in fig. 3, as long as
cos (ϕUI) at the AC-side is non-zero.
switching state closed switches voltage current current
(1) S2, S4 uA = 0 iB1 = 0 iB2 = 0
(2) S1, S4 uA = uC1 + uC2 iB1 = iA iB2 = 0
(3) S2, S3 uA = −uC2 iB1 = 0 iB2 = −iA
(4) S1, S3 uA = uC1 iB1 = iA iB2 = −iA
In the novel circuit, uC1 is much smaller than in the state of the art circuit, according to fig. 2b.
uC1 is a fraction of UD and also a fraction of the peak value of uA. This leads to the following
advantages:
• The mechanical volume and the costs of the inductor L1 depend on the switched voltage
uC1 at constant switching frequency. If uC1 is reduced, L1 can be smaller and cheaper.
• In a multilevel converter, S5-S6 will have higher switching frequencies than S1-S4. The
switching losses in S5-S6, decrease if the switched voltage uC1 is reduced [3], [4]. The
necessary blocking voltage of S5-S6 is also reduced, due to the lower peak value of uC1.
Semiconductors with lower blocking voltage typically cause less conduction losses.
• If the lower voltage uC1 allows an increased switching frequency, compared to the circuit
in fig. 2b, the volume and costs of L1 will be further reduced.
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Figure 3: PWM-scheme
In a multilevel converter with cells, based on the novel circuit, it is advantageous to use an even
number of cells and to connect point B of cell i with point B of cell i+ 1 and point A of cell i+ 1
with point A of cell i+ 2 (fig. 1c). So the reachable voltage levels are symmetrical.
1.4 Control of the circuit
The novel circuit contains three elements with integrative behaviour (L1, C1 and C2). With a
cascaded control scheme (fig. 4), the current iD through L1 and one of the voltages uC1, uC2 or
the sum voltage uC1+uC2 can be controlled. A mathematical analysis of the circuit (section 2.2)
shows, that it is sufficient to control uC2, if the active power PA at the output is positive and to
control uC1, if the active power PA is negative. The voltage of the other capacitor automatically
reaches a stable voltage level. This process is called ”natural balancing”.
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Figure 4: Control of the novel DC-AC converter circuit
The capacitor voltages uC1 and uC2 vary periodically because of the power pulsation at the
AC-side. If fixed reference values are used for the voltage controllers, the periodic variations
of uC1 and uC2 cause a current ripple on iD. The amplitude of this ripple depends on the gain
of the voltage controllers. To minimize the ripple, time-variant reference values u∗C1 and u
∗
C2
for the capacitor voltages are used. They are continuously calculated (fig. 5 / section 2.3) and
synchronized to the AC-side.
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Figure 5: Calculation of time-variant reference voltages
Fig. 6 shows simulation results of the novel circuit in single cell configuration according to fig.
1b with the controller structure of fig. 4-5. The reactive power at the AC-side is zero. At 0s ≤
t < 0, 1s the sign of the active power PA is positive and uC2 is controlled. At 0, 1s ≤ t ≤ 0, 2s the
sign of PA is negative and uC1 is controlled. The sign of the battery current changes at t = 0, 1s
as result of the reversed power PA.
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Figure 6: Simulation results
2 Mathematical analysis of the circuit
2.1 Operating points of the capacitor voltages
The power pulsation at the AC-side causes the voltage uC1 to vary periodically around an
operating point UC1 and causes uC2 to vary around an operating point UC2. UC1 and UC2
cannot be set independently. They are linked by the natural balancing process. The relation
between UC1 and UC2 is identified by analyzing the schematic of the novel circuit (fig. 1a). It is
assumed, that the capacitors are very large (C1 → ∞ and C2 → ∞). The capacitor voltages
uC1 and uC2 then remain at a constant level (uC1 = UC1 and uC2 = UC2) and some mean
values can be used.
The switches S5 and S6 are controlled by a PWM-scheme with the duty-cycle a. The PWM-
scheme leads to the following equations, where T = 1fS is the reciprocal of the switching fre-
quency fS :
TS5 = a · T (1)
TS6 = (1− a) · T (2)
a =
UD − UC2
UC1
(3)
IE1 = a · ID (4) IE2 = (1− a) · ID (5)
ID, IE1 and IE2 are mean values per period T of the corresponding currents iD, iE1 and iE2.
At a stationary operating point, the mean values of the capacitor currents are zero (
∫
iC1 dt = 0
and
∫
iC2 dt = 0). IB1 and IB2 are mean values per AC-period of the currents iB1 and iB2. If
the PWM-scheme in fig. 3 is used and the mean AC-side power during the positive half-wave
of u∗A is the same as during the negative half-wave of of u
∗
A, IB1 and IB2 can be calculated with
the following equations:
IB1 = IE1 =
1
2
· PA
UC1 + UC2
(6) IB2 = IE2 =
1
2
· PA
UC2
(7)
The operating point UC1 is calculated by solving the equations (3) to (7). It depends on the
operating point UC2 and on the battery voltage UD. UC2 shall be chosen as high as possible
under fulfilling the condition uC2 < UD < uC1 + uC2 to minimize the switching losses in S5-S6.
If UC2 is decreased, UC1 and UC1 + UC2 increase.
UC1 =
2 · (UD − UC2) · UC2
2 · UC2 − UD | 0, 5 · UD < UC2 < UD (8)
If the power, delivered during the positive half-wave of u∗A isn’t the same as during the negative
half-wave of u∗A, natural balancing is still achieved, but equation (8) cannot be applied.
2.2 Analysis of the natural balancing process
The cascaded control scheme according to fig. 4 can only control the voltage of one of the
capacitors C1/C2 by controlling the current iD. The following analysis proves, that there is
a natural balancing process and the other capacitor automatically reaches a stable operating
point, dependent on the sign of the active AC power PA.
To simplify the calculations, the per-unit variables d1 and d2 are introduced. d1 and d2 are
linked by equation (8), see (11). The allowed ranges of d1 and d2 are taken from the schematic
diagram.
UC1 = d1 · UD | UC1 > 0 ⇒ d1 > 0 (9)
UC2 = d2 · UD | 0 < UC2 < UD ⇒ 0 < d2 < 1 (10)
| UC1 + UC2 > UD ⇒ d1 + d2 > 1
d1 =
2 · (1− d2) · d2
2 · d2 − 1 (11)
The AC-side power, delivered during the positive half-wave of u∗A is assumed to be the same
as during the negative half-wave of u∗A. As the natural balancing process is slow, compared to
the frequency of the AC-side, iB1 and iB2 are expressed as mean values per AC-period.
a =
UD − uC2
uC1
(12)
iB1 =
1
2
· PA
uC1 + uC2
(13) iB2 =
1
2
· PA
uC2
(14)
iE1 = a · iD (15) iE2 = (1− a) · iD (16)
iC1 = iE1 − iB1 (17) iC2 = iE1 + iE2 − iB1 − iB2 (18)
Natural balancing analysis: the controller for the voltage of C1 is active
uC1 is now controlled to remain at a constant value UC1. The current iC1 is kept to zero by the
voltage controller (uC1 = 1C1
∫
iC1 dt). The value of uC2 can be different from it’s operating point
UC2. This is described with ∆d2. The allowed range of d2 + ∆d2 is taken from the schematic
diagram. The capacitor current iC2 (22) is calculated with (9) to (21). In equation (22), d1 and
d2 are listed separately, although they are linked by (11). This leads to a simpler equation.
uC1 = d1 · UD (19)
uC2 = (d2 + ∆d2) · UD | 0 < uC2 < UD ⇒ 0 < d2 + ∆d2 < 1 (20)
| uC1 + uC2 > UD ⇒ d1 + d2 + ∆d2 > 1
iC1 = 0 (21)
iC2 = ∆d2 · PA ·
>0︷ ︸︸ ︷
(d1 + d2 − 1) +
>0︷ ︸︸ ︷
(d2 + ∆d2)
UD · (d2 + ∆d2)︸ ︷︷ ︸
>0
· (d1 + d2 + ∆d2)︸ ︷︷ ︸
>0
· (1− d2 −∆d2)︸ ︷︷ ︸
>0
(22)
Natural balancing of uC2 is achieved for sign (iC2) = −sign (∆d2). The highlighted signs (> 0)
of the expressions in equation (22) show, that this condition is true for PA < 0.
Natural balancing analysis: the controller for the voltage of C2 is active
uC2 is now controlled to remain at a constant value UC2. The current iC2 is kept to zero. The
value of uC1 can be different from it’s operating point UC1. This is described with ∆d1. The
capacitor current iC1 is calculated with (9) to (18) and (23) to (25). Again, d1 and d2 are linked
by (11).
uC1 = (d1 + ∆d1) · UD | uC1 > 0 ⇒ d1 + ∆d1 > 0 (23)
uC2 = d2 · UD (24)
iC2 = 0 (25)
iC1 = −∆d1 · PA ·
>0︷ ︸︸ ︷
(1− d2)
UD · d1︸︷︷︸
>0
· (d1 + ∆d1)︸ ︷︷ ︸
>0
· (d1 + ∆d1 + d2)︸ ︷︷ ︸
>0
(26)
Natural balancing of uC1 is achieved for sign (iC1) = −sign (∆d1). The highlighted signs in the
expressions of equation (26) show, that this condition is true for PA > 0.
2.3 Calculation of the time-variant differential charges
The pulsating power at the AC-side causes the voltages and therefore the charges of the ca-
pacitors C1 and C2 to vary periodically. In fig. 5, time-variant reference values u∗C1 and u
∗
C2 are
calculated with the time-variant differential charges ∆q1 and ∆q2. These are the differences
between actual capacitor charge and mean capacitor charge at the corresponding operating
points. ∆q1 and ∆q2 can be approximated, if the AC-side voltage u∗A and the AC-side current iA
are sinusoidal and the battery current iD is constant. u∗A and iA are described by the following
equations, where ϕUI is the phase shift between voltage and current:
u∗A = UˆA · cos (ϕU ) (27)
iA = IˆA · cos (ϕU − ϕUI) (28)
ϕU = ωA · t | 0 ≤ ϕU < 2pi (29)
The actual power pA and the active power PA at the AC-side are:
pA = u
∗
A · iA = UˆA · IˆA · cos (ϕU ) · cos (ϕU − ϕUI) (30)
PA =
UˆA · IˆA
2
· cos (ϕUI) (31)
The calculations can be simplified, if the following approximations are made: the currents iE1 =
IE1 and iE2 = IE2 are assumed as constant. The differences between the operating points and
the actual capacitor voltages UC1 − uC1 and UC2 − uC2 are assumed as small relative to UC2.
The currents IE1, IE2, iB1 and iB2 are then approximated by:
IE1 =
1
2
· PA
UC1 + UC2
(32) IE2 =
1
2
· PA
UC2
(33)
iB1 =

pA
UC1 + UC2
| u∗A ≥ 0
0 | u∗A < 0
(34) iB2 =
 0 | u
∗
A ≥ 0
pA
UC2
| u∗A < 0
(35)
The charge differences ∆q1 and ∆q2 can be calculated by integrating the capacitor currents iC1
and iC2. The initial differential charges ∆q10 and ∆q20 are defined by the condition, that ∆q1
and ∆q2 shall be free of a mean value over a period of 0 ≤ ϕU < 2pi.
iC1 = IE1 − iB1 (36) iC2 = IE1 + IE2 − iB1 − iB2 (37)
∆q1 =
1
ωA
∫ ϕU
0
iC1 dϕU + ∆q10 (38) ∆q2 =
1
ωA
∫ ϕU
0
iC2 dϕU + ∆q20 (39)∫ 2pi
0
∆q1 dϕU = 0 (40)
∫ 2pi
0
∆q1 dϕU = 0 (41)
3 Experimental results
A single prototype cell with the circuit of fig. 1a and the controller structure of fig. 4-5 has been
built (fig. 7). The AC-side is connected via an inductor L2 and a transformer to the AC-grid. The
DC-side was first connected to a DC power supply, then to a lead-acid battery. The sinusoidal
current iA is PLL-synchronized to the secondary transformer voltage uT . The circuit is stable
and has been successfully tested with different phase angles ϕUI and both signs of the active
power PA. The battery current iD is close to a DC current. Fig. 7 shows that the mechanical
size of the DC-side inductor L1 is smaller than that of the AC-side inductor L2, when S1-S6 are
operated with the same switching frequency.
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Figure 7: Experimental setup; measured voltage and currents
UTeff = 12V ; fA = 50Hz; Ud = 26V ; UC1 = 4, 4V ; UC2 = 24V ; C1 = C2 = 4000µF ;
L1 = 330µH; L2 = 2, 2mH; fS(1−6) = 8kHz
4 Conclusion
A novel DC-AC converter circuit for battery usage is introduced (fig. 1a) and analyzed. It is es-
pecially designed for multilevel application, but can also be operated in single-cell configuration.
The RMS value of the battery current and therefore the losses at the internal battery resistance
are reduced, compared to the cascaded H-bridge (fig. 2a). Semiconductor losses, inductor
volume and inductor costs are significantly reduced, compared to the cascaded H-bridge with
conventional DC-DC converter (fig. 2b).
An appropriate control strategy for the novel circuit with usage of a natural balancing process
is presented. The circuit has been simulated, built and successfully tested in single-cell config-
uration.
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